Charging dynamics of a floating gate transistor with site-controlled quantum dots by Maier, P. et al.
Charging dynamics of a floating gate transistor with site-controlled quantum dots
P. Maier, F. Hartmann, M. Emmerling, C. Schneider, S. Höfling, M. Kamp, and L. Worschech 
 
Citation: Applied Physics Letters 105, 053502 (2014); doi: 10.1063/1.4892355 
View online: http://dx.doi.org/10.1063/1.4892355 
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/105/5?ver=pdfcov 
Published by the AIP Publishing 
 
Articles you may be interested in 
Cavity-enhanced single photon emission from site-controlled In(Ga)As quantum dots fabricated using
nanoimprint lithography 
Appl. Phys. Lett. 104, 213104 (2014); 10.1063/1.4879845 
 
Charge storage properties of InP quantum dots in GaAs metal-oxide-semiconductor based nonvolatile flash
memory devices 
Appl. Phys. Lett. 101, 212108 (2012); 10.1063/1.4767522 
 
Size evolution of site-controlled InAs quantum dots grown by molecular beam epitaxy on prepatterned GaAs
substrates 
J. Vac. Sci. Technol. B 24, 1523 (2006); 10.1116/1.2190674 
 
Trench-type InGaAs quantum-wire field effect transistor with negative differential conductance fabricated by
hydrogen-assisted molecular beam epitaxy 
J. Vac. Sci. Technol. B 20, 1192 (2002); 10.1116/1.1456519 
 
Patterned growth on GaAs (311)A substrates: Dependence on mesa misalignment and sidewall slope and its
application to coupled wire-dot arrays 
J. Appl. Phys. 85, 3576 (1999); 10.1063/1.369717 
 
 
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
138.251.162.207 On: Mon, 25 Aug 2014 14:17:06
Charging dynamics of a floating gate transistor with site-controlled quantum
dots
P. Maier,a) F. Hartmann, M. Emmerling, C. Schneider, S. H€ofling,b) M. Kamp,
and L. Worschech
Technische Physik, Physikalisches Institut, Wilhelm Conrad R€ontgen Research Center for Complex Material
Systems, Universit€at W€urzburg, Am Hubland, D-97074 W€urzburg, Germany
(Received 16 May 2014; accepted 20 July 2014; published online 4 August 2014)
A quantum dot memory based on a GaAs/AlGaAs quantum wire with site-controlled InAs quantum
dots was realized by means of molecular beam epitaxy and etching techniques. By sampling of dif-
ferent gate voltage sweeps for the determination of charging and discharging thresholds, it was found
that discharging takes place at short time scales of ls, whereas several seconds of waiting times
within a distinct negative gate voltage range were needed to charge the quantum dots. Such quantum
dot structures have thus the potential to implement logic functions comprising charge and time de-
pendent ingredients such as counting of signals or learning rules.VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4892355]
Quantum dots (QDs) located in close vicinity of transis-
tor channels can induce significant threshold voltage shifts,
which depend on the number of QD localized charges, the
capacitive coupling, and the electrochemical properties.1–3
The floating gate function of QDs has been demonstrated in
different material systems such as lithography defined1 and
self-assembled QDs4–7 and down to the quantum limit of one
electron.1,8,9 Since self-assembled QDs are randomly distrib-
uted, charges on several QDs contribute to the threshold volt-
age shift. Thus, ensembles of QDs are typically not practical
for the study of single electron properties. Therefore, an
accurate control of the number of QDs and their relative dis-
tances to the gates is necessary.
Here, we report on the realization of a QD flash memory
based on a modulation doped GaAs/AlGaAs heterostructure
with site-controlled InAs QDs located in the center of a quan-
tum wire. The central QD becomes charged at negative gate
voltages. By sampling different gate voltage sweeps with var-
iations in the minimum gate voltage and waiting time, the
charge occupation number of the QDs can be controlled in a
wide range. A maximal hysteresis width of 6.2V is found.
Time resolved measurements show QD charging times of
several seconds.
A sketch of the device is shown in Fig. 1(a). The QD
floating gate transistor was grown by molecular beam epitaxy
in two steps. Starting with an undoped GaAs substrate, 30 nm
of undoped Al0.2Ga0.8As followed by 50 nm of n-doped
Al0.2Ga0.8As were grown in the first growth process. On top
of the heterostructure, a 10 nm thick and undoped GaAs layer
was deposited. Afterwards, nanohole arrays were processed
by electron beam lithography and soft dry chemical etching
with a period of 300 nm and a hole diameter of around
100 nm. The depth of the nanoholes is around 50 nm. This
results in a 40 nm thick Al0.2Ga0.8As layer between the
nanohole and the two-dimensional electron gas (2DEG). The
diameter of 100 nm was selected because of optimal fabrica-
tion parameters, e.g., e-beam lithography resolution and InAs
quantum dot formation. In the second growth process, InAs
was deposited on the structure, which leads to InAs QDs in
the holes.10 Finally, the InAs QDs were capped with GaAs. A
detailed description of the growth technique is given in Refs.
2 and 11. The inset of Fig. 1(a) shows an electron microscope
image conducted from a tilted angle of the structure right af-
ter the InAs growth. The sample was etched in such a way
that the front cuts through a nanohole. The bright spot inside
the nanohole corresponds to InAs. After the growth proce-
dure, a Hallbar was realized by optical lithography, wet
chemical etching, and alloying of Ni/AuGe/Ni/Au contacts.
Finally, the QD floating gate transistor was defined by elec-
tron beam lithography in combination with a soft dry chemi-
cal etching technique. Dry chemical etching was performed
to isolate the gate from the channel area via trenches with a
depth of 150 nm.
An electron microscope image of the device together with
the circuit diagram is shown in Fig. 1(b). The device consists
of a transport channel, four laterally defined side gates and
site-controlled QDs above the channel. The gate voltage Vg
and the bias voltage Vb were applied to the side gates and the
top contact, respectively, with the bottom contact serving as
common ground. The current was measured as voltage drop
across a series resistor with R¼ 10 kX. All measurements were
conducted at 4.2K in the dark. The channel width at the small-
est constriction is around w 210 nm. The position of the cen-
tral site-controlled QD is highlighted by a yellow circle. In
Fig. 1(c), two current-gate voltage traces I(Vg) are shown. The
gate voltage was swept from a minimum gate voltage
Vg¼Vgm¼3.5 (solid) or 3.9V (dashed) to Vg¼ 4.5V (up-
sweep direction) and back (down-sweep direction) for a con-
stant bias voltage Vb¼ 0.1V. The arrows indicate the gate
voltage sweep cycle directions and the corresponding threshold
voltages Vtu for the up- and Vtd for the down-sweep. Starting
with a pinched-off channel at Vg¼Vgm¼3.5V, the channel
opens when the gate voltage passes the threshold voltage Vtu.
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The current increases monotonically up to about Vg 4V, at
which an almost instantaneous jump of the current occurs. For
the down-sweep, the current decreases slightly until it drops to
zero when the gate voltage passes Vtd. A hysteresis between
Vtd and Vtu is evident with a hysteresis width of Vhy¼Vtu
 Vtd¼ 0.9V. At Vg¼2.86V, the current is Ih¼ 0.5lA in
the down-sweep and Il¼ 500pA in the up-sweep. Thus, the on-
off current ratio Ih/Il is 1000. One can see when the minimum
gate voltage is reduced to Vgm¼3.9V, that the down-sweep
trace remains almost unaltered with a similar value Vtd, while
the up-sweep trace differs significantly. Vtu shifts to higher gate
voltages with Vtu(Vgm¼3.9V)¼ 3.3V>Vtu(Vgm¼3.5V).
Experimentally determined dependencies of Vtd and Vtu
on Vgm are shown in Fig. 2(a). The measurements were con-
ducted in the following way. Vgm was first set to a constant
value, e.g., 3.46V. Then, the gate voltage was swept at a
constant sweep rate of DVg/Dt¼ 0.2V/s from Vgm to
Vg¼ 4.5V and back to Vgm. Vtu and Vtd were determined. Such
measurements were repeated several times. Each data point in
Fig. 2(a) represents the average value of forty closed gate volt-
age cycles. This procedure was performed for Vgm from 3.46
to 4.50V. As depicted in Fig. 2(a), Vtu increases from 2.8
to þ2.8V when Vgm is lowered but saturates below
Vgm4.2V. In contrast Vtd remains constant and is inde-
pendent of Vgm.
The shift of the threshold voltage DVtu to higher values
for a reduction of Vgm is explained by the charging of the
central QD with DVtu¼DQ/Ceff.1,3,9 The capacitance Ceff
describes the Coulomb coupling between the gate, the QD,
and the channel for a given amount of QD localized charge
Q¼ nq. Here, q is the elementary charge and n is the number
of electrons. Thus, the Vtu(Vgm) curve shows that a reduction
of Vgm corresponds to an increased amount of electrons on
the QD with Q / Vgm. Interestingly, the charging process of
the QD occurs when the quantum wire is depleted for gate
voltages smaller than Vtd. We emphasize that the observed
charging process at negative gate voltages is in contrast to
the typical floating gate function of transistors with a top
gate structure, in which charging is observed for positive
gate voltages.1,12,13 The negative charging voltages are
attributed to the side-gate geometry. Here, the in-plane gates
result in a more efficient shift of the electrostatic channel
potential compared to the potential change of the floating-
gate. Thus, at negative gate voltages, the electrostatic chan-
nel potential exceeds the one of the quantum dot so that the
QD becomes charged.
Since Vtd is independent of Vgm, the charge on the cen-
tered QD remains constant during the down-sweep. The in-
stantaneous jump of the current at the gate voltage Vg 4V
(see Fig. 1(c)) thus corresponds to a pronounced discharging
of the QD. Time-resolved measurements show that the dis-
charging process occurs in the ls range.
Fig. 2(b) displays the width of the hysteresis Vhy¼Vtu
 Vtd versus the minimum gate voltage Vgm as obtained
from the data depicted in Fig. 2(a). Since Vtd is independent
of Vgm, Vhy follows the threshold voltage Vtu of the up-
sweep. The maximum hysteresis width is Vth 6.2V for Vgm
smaller than 4.2V and a maximal QD charge occupation
Qmax is reached. For Vgm¼3.46V, the hysteresis still has a
value of Vhy 0.6V and the QD is partially charged even for
VgmVtd. In contrast to the discharging, which results in the
steep current increase, the charging of the QD occurs for a
pinched-off channel. Thus, the charging time cannot be
extracted directly from the I-Vg characteristic.
Fig. 3 depicts the waiting time dependence of Vhy for
Vgm¼3.60, 3.70, and 3.75V. The waiting time meas-
urements were conducted in the following way. At t¼ 0 s,
Vgm was set and kept constant for a given waiting time.
Then, the gate voltage was swept from Vgm to Vg¼ 4.5 V
FIG. 2. (a) Threshold voltages Vtu and Vtd versus minimum gate voltage Vgm.
Vtd is independent of Vgm. Vtu shifts from 2.8 to þ2.8V when Vgm is
reduced from 3.46 to 4.50V and saturates below Vgm¼4.2V. (b)
Hysteresis width Vhy versus minimum gate voltage Vgm. Vhy reaches a maxi-
mum of Vhy¼ 6.2V below Vgm¼4.2V with a maximum charge occupation
Qmax on the QD. For Vgm¼3.46V, the width of the hysteresis is still 0.6V.
FIG. 1. (a) Scheme of the QD floating gate transistor. It is composed of a
2DEG transport channel, site-controlled InAs QDs, and laterally defined
side gates. Inset: An electron microscope image taken from a tilted angle
shows a cross section through a nanohole. The bright spot corresponds to
InAs. (b) Electron microscope image together with electrical setup of the de-
vice. The gate voltage Vg was applied to the four side gates. The bias voltage
Vb was applied to the top contact and the bottom contact was used as com-
mon ground. The QD located in the smallest constriction of the channel is
highlighted by a yellow circle. (c) Current-gate voltage traces I(Vg) for
Vgm¼3.5 (solid) and 3.9V (dashed) up to Vg¼ 4.5V. The arrows indi-
cate the up- and down-sweep directions with corresponding threshold vol-
tages Vtu and Vtd as well as the hysteresis width Vhy.
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(and back) at a constant sweep rate with DVg/Dt¼ 0.2 V/s.
For each sweep cycle, Vtd, Vtu, and Vhy were obtained and
each data point in Fig. 3 corresponds to the average of five
sweep cycles. When the waiting time is varied from 0 to
50 s for Vgm¼3.60 V, Vhy increases from 1.19V until it
saturates at Vhy(t¼ 50 s)¼Vst¼ 3.10 V. For a reduction of
Vgm, the Vhy-waiting time curves behave qualitatively simi-
lar but Vst increases to 4.37 (Vgm¼3.70V) and 5.27 V
(Vgm¼3.75V).
We interpret the time evolution of Vhy in the following
way. By setting Vgm at t¼ 0 s, the electrochemical potentials
of the QD lq and the source contact ls differ with ls> lq.
The electrochemical potentials then start to align by charging
of the QD via electron tunneling from the source contact
until ls¼ lq. Fig. 3 thus resembles the time resolved charg-
ing of a capacitor and the time evolution of Vhy for each Vgm
can be described by15
Vhy ¼ Vst  V0ð Þ 1 exp ts
  
þ V0; (1)
where s is the charging or RC time constant given by the ca-
pacitance C and resistance R. Vst is the saturation threshold
voltage and V0 considers dynamic effects of charging. The fit
functions of the data from Fig. 3 with Eq. (1) lead to charging
times of (5.36 0.8), (4.46 0.3), and (3.66 0.4) s for
Vgm¼3.75, 3.70, and 3.60V, respectively. Remarkably,
s is in the order of a few seconds. s versus Vgm is shown in the
inset of Fig. 3. One can estimate the tunneling resistance R by
s¼RC. The capacitance C of the QD is approximated by a
planar disk with diameter d¼ 100 nm. With the dielectric con-
stant of AlGaAs er¼ 12.3  e0 (e0 is the vacuum permittivity)
we obtain C¼ 4erd¼ 43 aF.16 The corresponding resistances R
are 1.2, 1.0, and 0.8  1017 X for Vgm¼3.75, 3.70, and
3.60V, respectively. According to our observations an
increase of the QD diameter would lead to larger capacitances,
which in turn increases the charging times. We associated the
observed charging times s in the order of seconds with huge
tunneling resistances. For clarity, Fig. 4 shows schemes of the
device from the top (a) and conduction band profiles (b).
The top view image in Fig. 4(a) depicts the depletion
region for two minimum gate voltages Vgm,1 and Vgm,2 with
Vgm,1>Vgm,2. The depletion length dl from the center of the
QD to the contacts of the wire increases from dl,1 to dl,2
when the gate voltage is reduced from Vgm,1 to Vgm,2. We
assume that the voltage dependent barrier width can be
described by dl ¼ aðVgm  VtdÞ for Vgm<Vtd and a< 0. We
further assume that the charging can be explained by tunnel-
ing through a single barrier for which the tunneling resist-
ance R is proportional to exp ð2d ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ2m  DEp =hÞ,14,17 where d
is the barrier thickness which equals
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
d2l þ ð40nmÞ2
q
, m* is
the effective mass, and h is the reduced Planck constant. DE
is the energetic difference between the top of the barrier and
the electron energy. Thus, with s¼RC, the charging time is
proportional to exp ðbðVgm  VtdÞÞ. b accounts for the con-
stants a, m*, h, and DE. This exponential dependence of s on
the gate voltage is shown in the inset of Fig. 3.
In Fig. 4(b), schemes of the conduction band along the
growth direction are shown for the source region and the
channel below the central QD. The QD becomes charged
with electrons from the source contact up to the electrochem-
ical potential ls. The electrochemical potential of the chan-
nel remains constant and thus no free electron states exist
directly below the QD as the conduction band minimum is
above ls. Thus, increasing the gate voltage results in free
electron states in the channel and the QD becomes dis-
charged at Vg 4V. At this gate voltage, electrons can over-
come the AlGaAs/GaAs barrier at the interface which
reduces the tunneling barrier to about 20 nm, which leads to
a significantly faster discharging process compared to the
charging process. This is reflected in the steep current
increase in Fig. 1(c).
To summarize, we have fabricated and measured a QD
floating gate transistor based on a modulation doped GaAs/
AlGaAs heterostructure with site-controlled InAs QDs. The
central QD becomes charged at negative and discharged at
positive gate voltages. We observed charging times in the
FIG. 4. Schemes of the charging time-gate voltage relation for Vgm,1>Vgm,2.
(a) The central QD is charged when the 2DEG below the QD is depleted by
the applied gate voltage. The electron tunneling distance from the source to
the QD is enhanced with dl,2> dl,1 when Vgm,1>Vgm,2. The QD is charged
over a distance of several 100 nm from the source contact of the device. The
discharging of the QD to the channel is blocked, because the electrostatic
potential of the channel below the QD (b) is above the electrochemical poten-
tial of the QD. This results in a blockade for discharging the QD.
FIG. 3. Waiting time dependence of Vhy for Vgm¼3.60, 3.70, and
3.75V. For constant Vgm and increasing waiting time, Vhy growths until
the saturation voltage Vst is reached. For waiting times of 50 s, Vst increases
when the minimum gate voltage is reduced. The solid lines are exponential
fit functions according to Eq. (1). Inset: The charging time s decays expo-
nentially with increasing Vgm.
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order of several seconds when the gate voltage is in a critical
range between 3.5 and 3.9V. The presented single QD
floating gate transistor may be used to realize low energy
consuming memories or logic functions.
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